"FastLanes: An FPGA accelerated GPU microarchitecture simulator."

Kuan Fang et al. (2013)

> Home

Details and statistics

DOI: 10.1109/ICCD.2013.6657049

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-23

- view
  authority control:
- export record
  dblp key:
  - conf/iccd/FangNHLMD13
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iccd/FangNHLMD13
Kuan Fang, Yufei Ni, Jiayuan He, Zonghui Li, Shuai Mu, Yangdong Deng:
FastLanes: An FPGA accelerated GPU microarchitecture simulator. ICCD 2013: 241-248

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.