"Asymmetric DRAM synthesis for heterogeneous chip multiprocessors in ..."

Minje Jun, Myoung-Jin Kim, Eui-Young Chung (2012)

> Home

Details and statistics

DOI: 10.1145/2429384.2429399

access: closed

type: Conference or Workshop Paper

metadata version: 2021-08-09

- view
  authority control:
- export record
  dblp key:
  - conf/iccad/JunKC12
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iccad/JunKC12
Minje Jun, Myoung-Jin Kim, Eui-Young Chung:
Asymmetric DRAM synthesis for heterogeneous chip multiprocessors in 3D-stacked architecture. ICCAD 2012: 73-80

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.