"A FPGA implementation of a parallel Viterbi decoder for block cyclic and ..."

Jeffrey S. Reeve, Kosala Amarasinghe (2004)

> Home

Details and statistics

DOI: 10.1109/ICC.2004.1313001

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-25

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/icc/ReeveA04
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/icc/ReeveA04
Jeffrey S. Reeve, Kosala Amarasinghe:
A FPGA implementation of a parallel Viterbi decoder for block cyclic and convolution codes. ICC 2004: 2596-2599

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.