"Power-Efficient Secured Hardware Design of AES Algorithm on High ..."

Keshav Kumar et al. (2022)

> Home

Details and statistics

DOI: 10.1109/IC3I56241.2022.10073148

access: closed

type: Conference or Workshop Paper

metadata version: 2024-10-06

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/ic3i/KumarSMBTK22
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ic3i/KumarSMBTK22
Keshav Kumar, Vijay Singh, Gaurav Mishra, Bellam Ravindra Babu, Nandita Tripathi, Pramod Kumar:
Power-Efficient Secured Hardware Design of AES Algorithm on High Performance FPGA. IC3I 2022: 1634-1637

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.