"NTT-SAA: Exploring NTT Acceleration with 2-D Systolic Array Architecture ..."

Ashwajit Singh, Zhihan Xu, Viktor K. Prasanna (2025)

> Home

Details and statistics

DOI: 10.1109/HPEC67600.2025.11196564

access: closed

type: Conference or Workshop Paper

metadata version: 2025-11-08

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/hpec/SinghXP25
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/hpec/SinghXP25
Ashwajit Singh, Zhihan Xu, Viktor K. Prasanna:
NTT-SAA: Exploring NTT Acceleration with 2-D Systolic Array Architecture on FPGAs. HPEC 2025: 1-7

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.