"Embedded Processor-In-Memory Architecture for Accelerating Arithmetic ..."

Richard Muri, Paul J. Fortier (2019)

> Home

Details and statistics

DOI: 10.1109/HPEC.2019.8916496

access: closed

type: Conference or Workshop Paper

metadata version: 2023-05-16

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/hpec/MuriF19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/hpec/MuriF19
Richard Muri, Paul J. Fortier:
Embedded Processor-In-Memory Architecture for Accelerating Arithmetic Operations. HPEC 2019: 1-7

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.