"High throughput energy efficient parallel FFT architecture on FPGAs."

Ren Chen, Neungsoo Park, Viktor K. Prasanna (2013)

> Home

Details and statistics

DOI: 10.1109/HPEC.2013.6670343

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-24

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/hpec/ChenPP13
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/hpec/ChenPP13
Ren Chen, Neungsoo Park, Viktor K. Prasanna:
High throughput energy efficient parallel FFT architecture on FPGAs. HPEC 2013: 1-6

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.