"Vyasa: A High-Performance Vectorizing Compiler for Tensor Convolutions on ..."

Prasanth Chatarasi et al. (2020)

> Home

Details and statistics

DOI: 10.1109/HPEC43674.2020.9286183

access: closed

type: Conference or Workshop Paper

metadata version: 2023-12-17

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/hpec/ChatarasiNBVS20
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/hpec/ChatarasiNBVS20
Prasanth Chatarasi, Stephen Neuendorffer, Samuel Bayliss, Kees A. Vissers, Vivek Sarkar:
Vyasa: A High-Performance Vectorizing Compiler for Tensor Convolutions on the Xilinx AI Engine. HPEC 2020: 1-10

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.