"An implementation of hardware accelerator using dynamically reconfigurable ..."

Takashi Yoshikawa, Yutaka Yamada, Shigehiro Asano (2006)

> Home

Details and statistics

DOI: 10.1109/HOTCHIPS.2006.7477752

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-24

- view
  - electronic edition @ ieeecomputersociety.org
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/hotchips/YoshikawaYA06
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/hotchips/YoshikawaYA06
Takashi Yoshikawa, Yutaka Yamada, Shigehiro Asano:
An implementation of hardware accelerator using dynamically reconfigurable architecture. Hot Chips Symposium 2006: 1-38

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.