"Early stage power management for 3D FPGAs considering hierarchical routing ..."

Krishna Chaitanya Nunna, Farhad Mehdipour, Kazuaki J. Murakami (2013)

> Home

Details and statistics

DOI: 10.1145/2483028.2483055

access: closed

type: Conference or Workshop Paper

metadata version: 2020-04-06

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/glvlsi/NunnaMM13
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/glvlsi/NunnaMM13
Krishna Chaitanya Nunna, Farhad Mehdipour, Kazuaki J. Murakami:
Early stage power management for 3D FPGAs considering hierarchical routing resources. ACM Great Lakes Symposium on VLSI 2013: 31-36

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.