Kwang-Ting Cheng, Vishwani D. Agrawal: An economical scan design for sequential logic test generation. FTCS 1989: 28-35