"A novel CLB architecture to detect and correct SEU in LUTs of SRAM-based ..."

E. Syam Sundar Reddy et al. (2004)

> Home

Details and statistics

DOI: 10.1109/FPT.2004.1393259

access: closed

type: Conference or Workshop Paper

metadata version: 2020-09-10

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/fpt/ReddyCSKN04
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/fpt/ReddyCSKN04
E. Syam Sundar Reddy, Vikram Chandrasekhar, Milagros Sashikánth, V. Kamakoti, Vijaykrishnan Narayanan:
A novel CLB architecture to detect and correct SEU in LUTs of SRAM-based FPGAs. FPT 2004: 121-128

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.