"SAT Based Place-And-Route for High-Speed Designs on 2.5D FPGAs."

Chirag Ravishankar, Henri Fraisse, Dinesh Gaitonde (2018)

> Home

Details and statistics

DOI: 10.1109/FPT.2018.00027

access: closed

type: Conference or Workshop Paper

metadata version: 2019-06-27

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/fpt/RavishankarFG18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/fpt/RavishankarFG18
Chirag Ravishankar, Henri Fraisse, Dinesh Gaitonde:
SAT Based Place-And-Route for High-Speed Designs on 2.5D FPGAs. FPT 2018: 118-125

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.