"A low latency kernel recursive least squares processor using FPGA technology."

Yeyong Pang et al. (2013)

> Home

Details and statistics

DOI: 10.1109/FPT.2013.6718345

access: closed

type: Conference or Workshop Paper

metadata version: 2025-07-31

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/fpt/PangWPFL13
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/fpt/PangWPFL13
Yeyong Pang, Shaojun Wang, Yu Peng, Nicholas J. Fraser, Philip Heng Wai Leong:
A low latency kernel recursive least squares processor using FPGA technology. FPT 2013: 144-151

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.