"Pre-silicon prototyping of a unified hardware architecture for ..."

T. S. Ganesh et al. (2004)

> Home

Details and statistics

DOI: 10.1109/FPT.2004.1393290

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-24

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/fpt/GaneshSSJ04
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/fpt/GaneshSSJ04
T. S. Ganesh, T. S. B. Sudarshan, Naveen Kumar Srinivasan, Karthick Jayapal:
Pre-silicon prototyping of a unified hardware architecture for cryptographic manipulation detection codes. FPT 2004: 323-326

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.