"An FPGA-Based Fully Pipelined Bilateral Grid for Real-Time Image Denoising."

Nobuho Hashimoto, Shinya Takamaeda-Yamazaki (2021)

> Home

Details and statistics

DOI: 10.1109/FPL53798.2021.00035

access: closed

type: Conference or Workshop Paper

metadata version: 2021-10-18

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/fpl/HashimotoT21
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/fpl/HashimotoT21
Nobuho Hashimoto, Shinya Takamaeda-Yamazaki:
An FPGA-Based Fully Pipelined Bilateral Grid for Real-Time Image Denoising. FPL 2021: 167-173

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.