"RapidPnR: Accelerating the Physical Design for FPGAs via Design-Level ..."

Wanzheng Weng, Pingqiang Zhou (2025)

> Home

Details and statistics

DOI: 10.1109/FCCM62733.2025.00050

access: closed

type: Conference or Workshop Paper

metadata version: 2025-06-12

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/fccm/WengZ25
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/fccm/WengZ25
Wanzheng Weng, Pingqiang Zhou:
RapidPnR: Accelerating the Physical Design for FPGAs via Design-Level Parallelism. FCCM 2025: 278

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.