"Implementing FPGA Overlay NoCs Using the Xilinx UltraScale Memory Cascades."

Nachiket Kapre (2017)

> Home

Details and statistics

DOI: 10.1109/FCCM.2017.15

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-24

- view
  authority control:
- export record
  dblp key:
  - conf/fccm/Kapre17a
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/fccm/Kapre17a
Nachiket Kapre:
Implementing FPGA Overlay NoCs Using the Xilinx UltraScale Memory Cascades. FCCM 2017: 40-47

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.