"Energy-Efficient Logic-in-Memory I-bit Full Adder Enabled by a ..."

Francesco Maria Puglisi et al. (2018)

> Home

Details and statistics

DOI: 10.1109/ESSDERC.2018.8486886

access: closed

type: Conference or Workshop Paper

metadata version: 2022-12-07

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/essderc/PuglisiPZP18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/essderc/PuglisiPZP18
Francesco Maria Puglisi, Lorenzo Pacchioni, Nicolo Zagni, Paolo Pavan:
Energy-Efficient Logic-in-Memory I-bit Full Adder Enabled by a Physics-Based RRAM Compact Model. ESSDERC 2018: 50-53

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.