"A fully-integrated Wienbridge topology for ultra-low-power 86ppm/°C ..."

Valentijn De Smedt et al. (2008)

> Home

Details and statistics

DOI: 10.1109/ESSCIRC.2008.4681875

access: closed

type: Conference or Workshop Paper

metadata version: 2022-04-09

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/esscirc/SmedtWVS08
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/esscirc/SmedtWVS08
Valentijn De Smedt, Pieter De Wit, Wim Vereecken, Michiel Steyaert:
A fully-integrated Wienbridge topology for ultra-low-power 86ppm/°C 65nm CMOS 6MHz clock reference with amplitude regulation. ESSCIRC 2008: 394-397

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.