"On-chip leakage monitor circuit to scan optimal reverse bias voltage for ..."

Masako Fujii et al. (2008)

> Home

Details and statistics

DOI: 10.1109/ESSCIRC.2008.4681841

access: closed

type: Conference or Workshop Paper

metadata version: 2021-06-10

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/esscirc/FujiiSNMS08
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/esscirc/FujiiSNMS08
Masako Fujii, Hiroaki Suzuki, Hiromi Notani, Hiroshi Makino, Hirofumi Shinohara:
On-chip leakage monitor circuit to scan optimal reverse bias voltage for adaptive body-bias circuit under gate induced drain leakage effect. ESSCIRC 2008: 258-261

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.