"Fully integrated, high performance triple SD PLL (2.2Ghz to 4.4Ghz) with ..."

Stefano Cipriani et al. (2008)

> Home

Details and statistics

DOI: 10.1109/ESSCIRC.2008.4681868

access: closed

type: Conference or Workshop Paper

metadata version: 2020-09-25

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/esscirc/CiprianiDPCBCAG08
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/esscirc/CiprianiDPCBCAG08
Stefano Cipriani, Eric Duvivier, Gianni Puccio, Lorenzo Carpineto, Biagio Bisanti, Francesco Coppola, Martin Alderton, Jeremy Goldblatt:
Fully integrated, high performance triple SD PLL (2.2Ghz to 4.4Ghz) with minimized interaction. ESSCIRC 2008: 366-369

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.