Jean-Claude Klein, François Collange, Michel Bilodeau: A Bit Plane Architecture For An Image Analysis Processor Implemented With P.L.C.A. Gate Array. ECCV 1990: 33-49