"A seamless representation for coupling transistor sizing with nanometric ..."

Stephanie Youssef et al. (2011)

> Home

Details and statistics

DOI: 10.1109/ECCTD.2011.6043356

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-26

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/ecctd/YoussefJDIL11
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ecctd/YoussefJDIL11
Stephanie Youssef, Farakh Javid, Damien Dupuis, Ramy Iskander, Marie-Minerve Louërat:
A seamless representation for coupling transistor sizing with nanometric CMOS layout generation. ECCTD 2011: 341-344

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.