"On Fault-Tolerant Microarchitectural Techniques for Voltage Underscaling ..."

Yamilka Toca-Díaz et al. (2023)

> Home

Details and statistics

DOI: 10.1109/DSD60849.2023.00029

access: closed

type: Conference or Workshop Paper

metadata version: 2025-04-01

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/dsd/TocaDiazMTV23
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/dsd/TocaDiazMTV23
Yamilka Toca-Díaz, Nicolás Landeros Muñoz, Ruben Gran Tejero, Alejandro Valero:
On Fault-Tolerant Microarchitectural Techniques for Voltage Underscaling in On-Chip Memories of CNN Accelerators. DSD 2023: 138-145

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.