"A YOLO v3-tiny FPGA Architecture using a Reconfigurable Hardware ..."

Viktor Herrmann et al. (2022)

> Home

Details and statistics

DOI: 10.1109/DSD57027.2022.00021

access: closed

type: Conference or Workshop Paper

metadata version: 2025-10-14

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/dsd/HerrmannKSS22
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/dsd/HerrmannKSS22
Viktor Herrmann, Justin Knapheide, Fritjof Steinert, Benno Stabernack:
A YOLO v3-tiny FPGA Architecture using a Reconfigurable Hardware Accelerator for Real-time Region of Interest Detection. DSD 2022: 84-92

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.