"FPGA Implementations and Performance Analysis of Different Routing ..."

Vulligadla Amaresh et al. (2022)

> Home

Details and statistics

DOI: 10.1007/978-981-99-1472-2_15

access: closed

type: Conference or Workshop Paper

metadata version: 2023-06-26

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/dosier/AmareshSKB22
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/dosier/AmareshSKB22
Vulligadla Amaresh, Rajiv Ranjan Singh, Rajeev Kamal, Abhishek Basu:
FPGA Implementations and Performance Analysis of Different Routing Algorithms for the 2D-Mesh Network-On-Chip. DoSIER 2022: 173-186

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.