"A design flow for protecting FPGA-based systems against single event upsets."

Luca Sterpone, Massimo Violante (2005)

> Home

Details and statistics

DOI: 10.1109/DFTVS.2005.5

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-24

- view
  authority control:
- export record
  dblp key:
  - conf/dft/SterponeV05
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/dft/SterponeV05
Luca Sterpone, Massimo Violante:
A design flow for protecting FPGA-based systems against single event upsets. DFT 2005: 436-444

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.