"A Placement-Aware Soft Error Rate Estimation of Combinational Circuits for ..."

Georgios Ioannis Paliaroutis et al. (2018)

> Home

Details and statistics

DOI: 10.1109/DFT.2018.8602855

access: closed

type: Conference or Workshop Paper

metadata version: 2025-08-05

- view
  authority control:
- export record
  dblp key:
  - conf/dft/PaliaroutisTEDS18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/dft/PaliaroutisTEDS18
Georgios Ioannis Paliaroutis, Pelopidas Tsoumanis, Nestor E. Evmorfopoulos, George Dimitriou, Georgios I. Stamoulis:
A Placement-Aware Soft Error Rate Estimation of Combinational Circuits for Multiple Transient Faults in CMOS Technology. DFT 2018: 1-6

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.