"Scheduling voter checks to detect configuration memory errors in ..."

Nguyen T. H. Nguyen, Ediz Cetin, Oliver Diessel (2017)

> Home

Details and statistics

DOI: 10.1109/DFT.2017.8244455

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-24

- view
  authority control:
- export record
  dblp key:
  - conf/dft/NguyenCD17
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/dft/NguyenCD17
Nguyen T. H. Nguyen, Ediz Cetin, Oliver Diessel:
Scheduling voter checks to detect configuration memory errors in FPGA-based TMR systems. DFT 2017: 1-4

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.