"Design methodology of configurable high performance packet parser for FPGA."

Viktor Pus, Lukas Kekely, Jan Korenek (2014)

> Home

Details and statistics

DOI: 10.1109/DDECS.2014.6868788

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-24

- view
  authority control:
- export record
  dblp key:
  - conf/ddecs/PusKK14
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ddecs/PusKK14
Viktor Pus, Lukas Kekely, Jan Korenek:
Design methodology of configurable high performance packet parser for FPGA. DDECS 2014: 189-194

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.