"UNIT: A Highly Unified and Memory-Efficient FPGA-Based Accelerator for ..."

Yuying Zhang et al. (2025)

> Home

Details and statistics

DOI: 10.23919/DATE64628.2025.10993051

access: closed

type: Conference or Workshop Paper

metadata version: 2025-05-30

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/date/ZhangSXZ25
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/date/ZhangSXZ25
Yuying Zhang, Sharad Sinha, Jiang Xu, Wei Zhang:
UNIT: A Highly Unified and Memory-Efficient FPGA-Based Accelerator for Torus FHE. DATE 2025: 1-7

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.