"An efficient transistor-level piecewise-linear macromodeling approach for ..."

Xiaoda Pan et al. (2010)

> Home

Details and statistics

DOI: 10.1109/DATE.2010.5457083

access: closed

type: Conference or Workshop Paper

metadata version: 2017-07-19

- view
  authority control:
- export record
  dblp key:
  - conf/date/PanYZS10
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/date/PanYZS10
Xiaoda Pan, Fan Yang, Xuan Zeng, Yangfeng Su:
An efficient transistor-level piecewise-linear macromodeling approach for model order reduction of nonlinear circuits. DATE 2010: 1673-1676

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.