


default search action
"System and circuit level power modeling of energy-efficient 3D-stacked ..."
Karthik Chandrasekar et al. (2013)
- Karthik Chandrasekar, Christian Weis, Benny Akesson, Norbert Wehn

, Kees Goossens:
System and circuit level power modeling of energy-efficient 3D-stacked wide I/O DRAMs. DATE 2013: 236-241

manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.


Google
Google Scholar
Semantic Scholar
Internet Archive Scholar
CiteSeerX
ORCID












