"Demonstrating an FPGA implementation of a full HD real-time HEVC decoder ..."

Benno Stabernack et al. (2015)

> Home

Details and statistics

DOI: 10.1109/DASIP.2015.7367247

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-21

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/dasip/StabernackMHB15
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/dasip/StabernackMHB15
Benno Stabernack, Jan Moller, Jan Hahlbeck, Jens Brandenburg:
Demonstrating an FPGA implementation of a full HD real-time HEVC decoder with memory optimizations for range extensions support. DASIP 2015: 1-2

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.