"Time-Division Multiplexing Based System-Level FPGA Routing for Logic ..."

Peng Zou et al. (2020)

> Home

Details and statistics

DOI: 10.1109/DAC18072.2020.9218569

access: closed

type: Conference or Workshop Paper

metadata version: 2022-10-02

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/dac/ZouLSWCYC20
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/dac/ZouLSWCYC20
Peng Zou, Zhifeng Lin, Xiao Shi, Yingjie Wu, Jianli Chen, Jun Yu, Yao-Wen Chang:
Time-Division Multiplexing Based System-Level FPGA Routing for Logic Verification. DAC 2020: 1-6

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.