"Design Methodology for Thin-Film Transistor Based Pseudo-CMOS Logic Array ..."

Qinghang Zhao et al. (2017)

> Home

Details and statistics

DOI: 10.1145/3061639.3062227

access: closed

type: Conference or Workshop Paper

metadata version: 2026-01-15

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/dac/ZhaoLSZYGY17
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/dac/ZhaoLSZYGY17
Qinghang Zhao, Yongpan Liu, Wenyu Sun, Jiaqing Zhao, Hailong Yao, Xiaojun Guo, Huazhong Yang:
Design Methodology for Thin-Film Transistor Based Pseudo-CMOS Logic Array with Multi-Layer Interconnect Architecture. DAC 2017: 80:1-80:6

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.