


default search action
"Dyn-Bitpool: A Two-sided Sparse CIM Accelerator Featuring a Balanced ..."
Xujiang Xiang et al. (2024)
- Xujiang Xiang

, Zhiheng Yue
, Yuxuan Li
, Liuxin Lv
, Shaojun Wei
, Yang Hu
, Shouyi Yin
:
Dyn-Bitpool: A Two-sided Sparse CIM Accelerator Featuring a Balanced Workload Scheme and High CIM Macro Utilization. DAC 2024: 35:1-35:6

manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.


Google
Google Scholar
Semantic Scholar
Internet Archive Scholar
CiteSeerX
ORCID












