


default search action
"AXI HyperConnect: A Predictable, Hypervisor-level Interconnect for ..."
Francesco Restuccia et al. (2020)
- Francesco Restuccia

, Alessandro Biondi
, Mauro Marinoni
, Giorgiomaria Cicero, Giorgio C. Buttazzo:
AXI HyperConnect: A Predictable, Hypervisor-level Interconnect for Hardware Accelerators in FPGA SoC. DAC 2020: 1-6

manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.


Google
Google Scholar
Semantic Scholar
Internet Archive Scholar
CiteSeerX
ORCID












