"Algorithms for automatic transistor sizing in CMOS digital circuits."

William H. Kao, Nader Fathi, Chia-Hao Lee (1985)

> Home

Details and statistics

DOI: 10.1145/317825.317991

access: closed

type: Conference or Workshop Paper

metadata version: 2018-11-06

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/dac/KaoFL85
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/dac/KaoFL85
William H. Kao, Nader Fathi, Chia-Hao Lee:
Algorithms for automatic transistor sizing in CMOS digital circuits. DAC 1985: 781-784

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.