"FPGA-targeted high-level binding algorithm for power and area reduction ..."

Scott Cromar, Jaeho Lee, Deming Chen (2009)

> Home

Details and statistics

DOI: 10.1145/1629911.1630125

access: closed

type: Conference or Workshop Paper

metadata version: 2025-01-19

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/dac/CromarLC09
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/dac/CromarLC09
Scott Cromar, Jaeho Lee, Deming Chen:
FPGA-targeted high-level binding algorithm for power and area reduction with glitch-estimation. DAC 2009: 838-843

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.