"A Novel Architecture to Identify the Microprocessor Chips by Implanting ..."

Xiaoping Huang, Jianfeng An (2013)

> Home

Details and statistics

DOI: 10.1109/CSE.2013.117

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-24

- view
  authority control:
- export record
  dblp key:
  - conf/cse/HuangA13
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/cse/HuangA13
Xiaoping Huang, Jianfeng An:
A Novel Architecture to Identify the Microprocessor Chips by Implanting Timing-Fault Execution Unit. CSE 2013: 766-769

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.