"Nonvolatile SRAM Using Fishbone-in-Cage Capacitor in a 180 nm Standard ..."

Takaki Urabe, Hiroyuki Ochi, Kazutoshi Kobayashi (2021)

> Home

Details and statistics

DOI: 10.1109/COOLCHIPS52128.2021.9410314

access: closed

type: Conference or Workshop Paper

metadata version: 2021-05-04

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/coolchips/UrabeOK21
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/coolchips/UrabeOK21
Takaki Urabe, Hiroyuki Ochi, Kazutoshi Kobayashi:
Nonvolatile SRAM Using Fishbone-in-Cage Capacitor in a 180 nm Standard CMOS Process for Zero-Standby and Instant-Powerup Embedded Memory on IoT. COOL CHIPS 2021: 1-3

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.