"An efficient hardware design for cerebellar models using approximate ..."

Honglan Jiang, Leibo Liu, Jie Han (2017)

> Home

Details and statistics

DOI: 10.1145/3125502.3125537

access: closed

type: Conference or Workshop Paper

metadata version: 2020-03-27

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/codes/JiangLH17
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/codes/JiangLH17
Honglan Jiang, Leibo Liu, Jie Han:
An efficient hardware design for cerebellar models using approximate circuits: special session paper. CODES+ISSS 2017: 31:1-31:2

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.