"A two stage and three stage CMOS OPAMP with fast settling, high DC gain ..."

Anshu Gupta et al. (2010)

> Home

Details and statistics

DOI: 10.1109/CISIM.2010.5643497

access: closed

type: Conference or Workshop Paper

metadata version: 2022-02-04

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/cisim/GuptaMKCJ10
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/cisim/GuptaMKCJ10
Anshu Gupta, D. K. Mishra, Rajesh Khatri, U. B. S. Chandrawat, Preet Jain:
A two stage and three stage CMOS OPAMP with fast settling, high DC gain and low power designed in 180nm technology. CISIM 2010: 448-453

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.