"A 50-kHz BW 92.1-dB SNDR Incremental ADC Using a Back-End Sampling ..."

Tzu-Han Wang et al. (2025)

> Home

Details and statistics

DOI: 10.1109/CICC63670.2025.10983053

access: closed

type: Conference or Workshop Paper

metadata version: 2025-12-25

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/cicc/WangLKLZLSL25
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/cicc/WangLKLZLSL25
Tzu-Han Wang, Chenyang Li, Dong Suk Kang, Ken Li, Xitie Zhang, Wei-En Lee, Visvesh Sathe, Shaolan Li:
A 50-kHz BW 92.1-dB SNDR Incremental ADC Using a Back-End Sampling Two-Step NS-SAR Architecture with Concurrent Gain-Error + Noise Suppression. CICC 2025: 1-3

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.