"BSIM-BULK: Accurate Compact Model for Analog and RF Circuit Design."

Chetan Gupta et al. (2019)

> Home

Details and statistics

DOI: 10.1109/CICC.2019.8780155

access: closed

type: Conference or Workshop Paper

metadata version: 2022-04-09

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/cicc/GuptaGAHC19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/cicc/GuptaGAHC19
Chetan Gupta, Ravi Goel, Harshit Agarwal, Chenming Hu, Yogesh Singh Chauhan:
BSIM-BULK: Accurate Compact Model for Analog and RF Circuit Design. CICC 2019: 1-8

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.