"A 1.8 V fully embedded 10 b 160 MS/s two-step ADC in 0.18 μm CMOS."

Martin Clara, Andreas Wiesbauer, Franz Kuttner (2002)

Details and statistics

DOI: 10.1109/CICC.2002.1012868

access: closed

type: Conference or Workshop Paper

metadata version: 2022-10-04

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.