Hsiang-Hui Chang, Jyh-Woei Lin, Shen-Iuan Liu: A 6 MHz-130 MHz DLL with a fixed latency of one clock cycle delay. CICC 2002: 49-52