"CheckerCore: enhancing an FPGA soft core to capture worst-case execution ..."

Jin Ouyang et al. (2009)

> Home

Details and statistics

DOI: 10.1145/1629395.1629421

access: closed

type: Conference or Workshop Paper

metadata version: 2021-10-14

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/cases/OuyangRMZXM09
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/cases/OuyangRMZXM09
Jin Ouyang, Raghuveer Raghavendra, Sibin Mohan, Tao Zhang, Yuan Xie, Frank Mueller:
CheckerCore: enhancing an FPGA soft core to capture worst-case execution times. CASES 2009: 175-184

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.